“Design and Evaluation of a 32-bit Carry Select Adder using 4-bit Hybrid CLA Adder”, AJSE, vol. 20, no. 2, pp. 1–7, May 2021, doi: 10.53799/ajse.v20i2.119.